Digital IC Engineer
room
Imasenic
|
Barcelona, Spain, Europe
event
Application Deadline: April 30, 2025

Job Type:
Full-time

Job Description:
We are seeking a digital IC engineer to join our CMOS image sensors design team in our office in Barcelona (Spain).

Responsibilities:
•       Lead and be responsible for the design and physical implementation of digital integrated circuit for CMOS image sensors.
•       Define the architectures for the internal control of our multi megapixel, high-speed image sensors and to transmit the data off-chip.
•       Using System Verilog and simulation tools design these architectures and verify their functionality.
•       Implement the interfaces of our image sensors to the camera host.
•       Physical implementation using Synopsys tools for synthesis, P&R and sign-off.
•       This is an excellent opportunity for engineers interested in working both in the front-end and back-end sides of the digital design flow.

Requirements:
You should have a Bachelo’s or, preferably, Master’s Degree in Electronics, Computer Science, or a related discipline . You should be interested in developing a career in the field of digital design and be interested in image sensor and imaging technology. We will consider engineers with different levels of experience as we have multiple opening in this area. You should have most of the following skills, with the depth of knowledge according to the number of years of experience in the field:
•       Good fundamentals of electronic circuits, both analog and digital.
•       Knowledge of microelectronic technology;
•       You can design digital blocks using System Verilog;
•       Your RTL code follows best-practices and is easy to maintain;
•       You have experience setting up complex verification environments and running simulations with VCS and other digital simulators;
•       You have experience integrating third-party IP like transceivers or memory blocks.
•       Very deep understanding of the physical implementation digital flow, from synthesis to P&R, including timing closure, clock trees, physical verification.
•       You have experience opening a final P&R layout to debug some issues in your reports.
•       You have faced challenging timing problems and have found solutions both at the architecture level, RTL design and physical implementation.
•       You know how to setup tools like Synopsys Desing Compiler and ICC2.
•       You can program quickly Python scripts to process the reports generated by these tools;
•       Have great attention to detail and be able to add order to complex and undefined situations;
•       Able to work independently and to deliver quality work according to project schedules;
•       Very good team player: take ownership of assigned tasks, seek help when required and have an inclination to help others;
•       Able to take and give constructive criticism;

Salary Range:
Depending on experience.

Benefits:
•       Competitive compensation and benefits.
•       A friendly, dynamic and technically-challenging work environment.
•       The option to work mostly from home (in the Barcelona area).
•       The opportunity to join a growing high-tech company
•       Learning from our team of engineers, with decades of experience in IC design and CMOS image sensors.

share
Share