Working as a part of DDR/HBM/UCIE PHY Release team, the candidate will be involved in building and verification of DDR/HBM/UCIE PHY components, running synthesis, RTL and gate-level simulation and debugging failures. The candidate will also be involved in maintenance of BOMs and run QA on PHY packages to ensure they match the BOM. The candidate may also be involved in automation of Release flow.