Interfacing the output of the radar board with the Zynq Ultrascale + evaluation board via PC or directly Hardware/Software co-design of the data preprocessing of the (raw) radar data targeting the ARM processing cores on a ZYNQ Ultrascale + board. The implementation of hardware accelerators for radar data processing on FPGA to meet timing constraints.